Plan 9 from Bell Labs’s /usr/web/sources/contrib/uriel/changes/2006/0310/3

Copyright © 2021 Plan 9 Foundation.
Distributed under the MIT License.
Download the Plan 9 distribution.


aux/ga: add CL-GD5480
 [jmk] --rw-rw-r-- M 357477 glenda sys 28743 Mar 10 14:10 lib/vgadb
	/n/sourcesdump/2006/0310/plan9/lib/vgadb:192,197 - 
	/n/sourcesdump/2006/0311/plan9/lib/vgadb:192,198
	  	0xE0039="CL-GD540x/542x VGA BIOS"		# NCR 3230
	  	0xC0039="CL-GD543x"
	  	0xC0039="CL-GD5440"
	+ 	0xC0039="CL-GD5480"				# Intel L440GX+
	  	0xC003B="SpeedStar PRO"				# Diamond SpeedStar Pro
	  	0xC0038="SpeedStar 64"				# Diamond SpeedStar 64
	  	0xC00F4="KELVIN 64"				# Orchid Kelvin 64
 [jmk] --rw-rw-r-- M 357477 glenda sys 4810 Mar 10 14:10 sys/src/9/pc/vgaclgd542x.c
	/n/sourcesdump/2006/0310/plan9/sys/src/9/pc/vgaclgd542x.c:119,124 - 
	/n/sourcesdump/2006/0311/plan9/sys/src/9/pc/vgaclgd542x.c:119,136
	  			mem++;
	  		break;
	  
	+ 	case 0xBC:				/* CL-GD5480 */
	+ 		mem = 2;			/* 1024 = 256<<2 */
	+ 		x = vgaxi(Seqx, 0x0F);
	+ 		if((x & 0x18) == 0x18){
	+ 			mem <<= 1;		/* 2048 = 256<<3 */
	+ 			if(x & 0x80)
	+ 				mem <<= 2;	/* 2048 = 256<<4 */
	+ 		}
	+ 		if(vgaxi(Seqx, 0x17) & 0x80)
	+ 			mem <<= 1;
	+ 		break;
	+ 
	  	default:				/* uh, ah dunno */
	  		break;
	  	}
 [jmk] --rw-rw-r-- M 357477 glenda sys 7249 Mar 10 14:11 sys/src/cmd/aux/vga/clgd542x.c
	/n/sourcesdump/2006/0310/plan9/sys/src/cmd/aux/vga/clgd542x.c:29,34 - 
	/n/sourcesdump/2006/0311/plan9/sys/src/cmd/aux/vga/clgd542x.c:29,35
	  
	  	{ 0xAC, 135000000, },		/* CL-GD5436 */
	  	{ 0xB8, 135000000, },		/* CL-GD5446 */
	+ 	{ 0xBC, 135000000, },		/* CL-GD5480 */
	  
	  	{ 0x30,  80000000, },		/* CL-GD7543 */
	  
	/n/sourcesdump/2006/0310/plan9/sys/src/cmd/aux/vga/clgd542x.c:127,132 - 
	/n/sourcesdump/2006/0311/plan9/sys/src/cmd/aux/vga/clgd542x.c:128,144
	  		 */
	  		if(((vga->sequencer[0x17]>>3) & 0x07) == 0x04)
	  			ctlr->flag |= Hlinear;
	+ 		break;
	+ 	case 0xBC:				/* CL-GD5480 */
	+ 		i = 2;				/* 1024 = 256<<2 */
	+ 		if((vga->sequencer[0x0F] & 0x18) == 0x18){
	+ 			i <<= 1;		/* 2048 = 256<<3 */
	+ 			if(vga->sequencer[0x0F] & 0x80)
	+ 				i <<= 2;	/* 2048 = 256<<4 */
	+ 		}
	+ 		if(vga->sequencer[0x17] & 0x80)
	+ 			i <<= 1;
	+ 		ctlr->flag |= Hlinear;
	  		break;
	  
	  	default:				/* uh, ah dunno */


Bell Labs OSI certified Powered by Plan 9

(Return to Plan 9 Home Page)

Copyright © 2021 Plan 9 Foundation. All Rights Reserved.
Comments to webmaster@9p.io.